<?xml version="1.0"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
         xmlns:dc="http://purl.org/dc/elements/1.1/"
         xmlns:syn="http://purl.org/rss/1.0/modules/syndication/"
         xmlns="http://purl.org/rss/1.0/">




    



<channel rdf:about="http://www.dilloneng.com/news/RSS">
  <title>News</title>
  <link>http://www.dilloneng.com</link>
  
  <description>
    
       Site News
       
  </description>
  
  
  
            <syn:updatePeriod>daily</syn:updatePeriod>
            <syn:updateFrequency>1</syn:updateFrequency>
            <syn:updateBase>2006-07-12T05:00:23Z</syn:updateBase>
        
  
  <image rdf:resource="http://www.dilloneng.com/logo.jpg"/>

  <items>
    <rdf:Seq>
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/news_fft_pipe_xilinx"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/de-operations-moving"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/news_fft"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/new-look-web-site"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/dillon-engineering-hires-staff-engineer"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/ultralong-fft-contract"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/bcd_math"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/fpevalnaews"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/chipdesignnews"/>
        
        
            <rdf:li rdf:resource="http://www.dilloneng.com/news_folder/aes_released"/>
        
    </rdf:Seq>
  </items>

</channel>

    <item rdf:about="http://www.dilloneng.com/news_folder/news_fft_pipe_xilinx">        <title>DE Releases FFT_PIPE IP Cores for Xilinx FPGAs</title>        <link>http://www.dilloneng.com/news_folder/news_fft_pipe_xilinx</link>        <description>DE announces the availability for immediate delivery the FFT_PIPE IP Core for Xilinx FPGAs.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon1</dc:creator>        <dc:rights></dc:rights>                    <dc:subject>Floating Point</dc:subject>                    <dc:subject>FFT</dc:subject>                    <dc:subject>IEEE 754</dc:subject>                    <dc:subject>FPGA</dc:subject>                <dc:date>2008-09-30T15:14:39Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/de-operations-moving">        <title>DE Operations Moving</title>        <link>http://www.dilloneng.com/news_folder/de-operations-moving</link>        <description>Dillon Engineering is moving.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon1</dc:creator>        <dc:rights></dc:rights>                <dc:date>2008-09-02T15:17:30Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/news_fft">        <title>DE Releases FFT IP Cores</title>        <link>http://www.dilloneng.com/news_folder/news_fft</link>        <description>Several new high performance FFT architectures are available from Dillon Engineering.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon1</dc:creator>        <dc:rights></dc:rights>                <dc:date>2007-06-22T22:05:24Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/new-look-web-site">        <title>New Look Web Site</title>        <link>http://www.dilloneng.com/news_folder/new-look-web-site</link>        <description>Dillon Engineering has a fresh new look to its web site.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon</dc:creator>        <dc:rights></dc:rights>                <dc:date>2007-04-26T16:45:34Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/dillon-engineering-hires-staff-engineer">        <title>Staff Engineer Hired</title>        <link>http://www.dilloneng.com/news_folder/dillon-engineering-hires-staff-engineer</link>        <description>HPEC expert joins Dillon Engineering as Staff Engineer.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon</dc:creator>        <dc:rights></dc:rights>                <dc:date>2007-04-26T16:43:35Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/ultralong-fft-contract">        <title>UltraLong FFT IP Success</title>        <link>http://www.dilloneng.com/news_folder/ultralong-fft-contract</link>        <description>Dillon Engineering won a contract for and delivered an UltraLong FFT IP to Johns Hopkins University Applied Physics Laboratory. </description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon</dc:creator>        <dc:rights></dc:rights>                    <dc:subject>Core</dc:subject>                    <dc:subject>FPGA</dc:subject>                    <dc:subject>IP</dc:subject>                    <dc:subject>FFT</dc:subject>                    <dc:subject>Ultra Long</dc:subject>                    <dc:subject>UltraLong</dc:subject>                <dc:date>2008-02-16T16:41:38Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/bcd_math">        <title>BCD Math</title>        <link>http://www.dilloneng.com/news_folder/bcd_math</link>        <description>Dillon Engineering gets mention in Binary Coded Decimal article.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>tdillon</dc:creator>        <dc:rights></dc:rights>                    <dc:subject>Floating Point</dc:subject>                    <dc:subject>IEEE 754</dc:subject>                <dc:date>2008-08-28T04:16:06Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/fpevalnaews">        <title>Floating Point Modules Evaluation Available</title>        <link>http://www.dilloneng.com/news_folder/fpevalnaews</link>        <description>DE has released for immediate download evaluation libraries for Aldec Riviera simulation of its Floating Point Library IP Core (FPLIC).</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>superuser</dc:creator>        <dc:rights></dc:rights>                <dc:date>2007-04-26T16:44:20Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/chipdesignnews">        <title>Chip Design Magazine Article</title>        <link>http://www.dilloneng.com/news_folder/chipdesignnews</link>        <description>DE featured in Chip Design Magazine.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>superuser</dc:creator>        <dc:rights></dc:rights>                    <dc:subject>FFT</dc:subject>                    <dc:subject>General</dc:subject>                <dc:date>2007-04-26T16:44:54Z</dc:date>        <dc:type>News Item</dc:type>    </item>
    <item rdf:about="http://www.dilloneng.com/news_folder/aes_released">        <title>AES Cryto IP Released</title>        <link>http://www.dilloneng.com/news_folder/aes_released</link>        <description>Dillon Engineering releases AES Crypto IP Core.</description>        <dc:publisher>No publisher</dc:publisher>        <dc:creator>superuser</dc:creator>        <dc:rights></dc:rights>                    <dc:subject>Aes</dc:subject>                <dc:date>2007-04-26T16:44:41Z</dc:date>        <dc:type>News Item</dc:type>    </item>




</rdf:RDF>
