Forgot your password?
New user?
AES Datasheet
AES Background Information
Document Actions
AES Cryto IP Released
Dillon Engineering releases AES Crypto IP Core.
Dillon Engineering today anounced the release of its AES Cryto IP Core. The AES IP Core is designed using ParaCore Architect TM which results in a core that can be tailored to meet the needs of any application. This IP Core is very well suited for any FPGA or ASIC devices.
The AES IP Core is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs