Dillon Engineering
Home
Company
About Us
Contact Us
Jobs
Services
Applications
Markets
Why Hire DE?
>
Top Down Meets Bottom Up
When to Hire DE?
FFT IP
Load Unload FFT
UltraLong FFT
>
UltraLong FFT IP Core for Xilinx FPGAs
Parallel FFT
Dual Parallel FFT
Parallel Butterfly FFT
Mixed Radix FFT
>
Mixed Radix FFT IP Core for Xilinx FPGAs
Pipelined FFT
>
FFT_PIPE IP Core for Xilinx FPGAs
2D FFT
Other IP Cores
>
Floating Point IP
>
FPLIC Riviera Evaluation
FPLIC Download
FPLIC ParaCore Parameters
AES Crypto IP
>
AES PatraCore Parameters
AES Background Information
FFT/IFFT ParaCore Parameters
Ingenuity
ParaCore Architect IP Generation
>
PCA Flow
PCA Example
Modeling
Verification
Fixed vs. Floating Point
Fixed Point Math
News
DE Releases Mixed Radix FFT IP Cores for Xilinx FPGAs
DE Release UltraLong FFT IP Cores for Xilinx FPGAs
DE Releases FFT_PIPE IP Cores for Xilinx FPGAs
Floating Point Modules Evaluation Available
Chip Design Magazine Article
BCD Math
UltraLong FFT IP Success
DE Releases FFT IP Cores
Docs
HowTo
>
Power Calculation Using XPower
Strings in Verilog
Inferring Block RAM vs. Distributed RAM in XST and Precision
Verilog RTL Coding Style Guidelines, Tips and Template
Downloads
>
gen_ise-sh
gen-ise-sh-py
deModel
deModel_tar_gz
deModel_win32_exe
HPEC Presentations
>
HPEC 2003 Presentation
HPEC 2004 Presentation
HPEC 2007 Abstract
HPEC 2007 Posters
FFT
>
Load Unload FFT IP Datasheet
FFT_MIXED Candidate Core Datasheet
DE FFT IP and Sundance SMT702 Flyer
UltraLong FFT IP Core for Xilinx Datasheet
PIPE_FFT for Xilinx FPGAs Datasheet
FFT Datasheet
Floating Point FFT Factsheet
FFT Success
Sundance DE Partnership Release
FPGA Webcast
FPGAs Go, Go, Go
AES Datasheet
FPLIC Specification
DE Overview
Mixed Radix FFT IP Information Request Form
*
Indicates required field
Email
*
Name
*
First
Last
Company Name
*
Destination Technology
*
Actel Axcelerator
Altera-Stratix
Altera-Stratix GX
Altera-Cyclone III
Xilinx-Spartan 3
Xilinx-Virtex-E
Xilinx-Virtex-II
Xilinx-Virtex-II Pro
Xilinx-Virtex-4
Xilinx-Virtex-5
ASCII
Other
Select the Destination Technology
External Memory Type
*
DDR SDRAM
DDR2 SDRAM
DDRII SRAM
QDRII SRAM
RLDRAM II
DRAM Other
SRAM Other
Other
Select the external memory type available for the UltraLong FFT IP Core
External Memory Speed
*
100MHz
133MHz
166MHz
200MHz
233MHz
266MHz
300MHz
333MHz
Other
Select the external memory speed available for the UltraLong FFT IP Core
External Memory Banks
*
1
2
3
Other
Select the number of independent external memory banks available for the UltraLong FFT IP Core
External Memory Depth
*
256K
512K
1M
2M
4M
8M
16M
32M
64M
128M
256M
Other
Select the depth of each external memory bank available for the UltraLong FFT IP Core
External Memory Width
*
16
32
36
64
72
Other
Select the width of each external memory banks available for the UltraLong FFT IP Core
Maximum FFT Length
*
16K
32K
64K
128K
256K
512K
1M
2M
4M
8M
16M
32M
64M
Select the maximum FFT Length
Number Type
*
Fixed Point
Floating Point
Enter number type
Conversion Time
*
Conversion Time
*
mS
uS
nS
Select the conversion time of the FFT
Data Width
*
Select the precision of the results (width, bits)
Questions/Comment
*
Enter any questions/comments you have about this UltraLong FFT IP
Submit