Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
Dillon Engineering
Light Logo Dark Logo

Products & Services

  • FFT IP cores
    • fft_64k: overlapped 64K-point FFT/IFFT
    • fft_float: windowed floating-point FFT/IFFT
    • FFT_PIPE: pipelined FFT
    • FFT_MIXED: mixed-radix FFT
    • UltraLong FFT
    • Floating Point FFT
    • Other FFT architectures
  • Design services
    • FPGA and ASIC DSP design
    • ParaCore Architect
    • Applications

Resources

  • Resources
    • Datasheets
    • Design guides
    • Evaluation and licensing
  • News
    • Dillon Engineering announces fft_float, a floating-point windowed FFT IP core for UltraScale+ FPGAs
    • Dillon Engineering announces 64K-point overlapped FFT IP core for UltraScale+ FPGAs

Company

  • About Dillon Engineering
  • Contact
Request a quote

info@dilloneng.com

Back to top

News#

  • Dillon Engineering announces fft_float, a floating-point windowed FFT IP core for UltraScale+ FPGAs
  • Dillon Engineering announces 64K-point overlapped FFT IP core for UltraScale+ FPGAs

To add a post, copy _template-post.md to news/YYYY-MM-DD-short-title.md. It appears here and on the home page automatically.

Next
Dillon Engineering announces fft_float, a floating-point windowed FFT IP core for UltraScale+ FPGAs
Previous
Evaluation and licensing
Copyright © 2026, Dillon Engineering, Inc.
Last updated on October 29, 2026